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ABSTRACT 
A regulating DC-to-DC converter is described which 
utilizes a new circuit configuration to achieve 
several desirable features including higher effi­
ciency, a single circuit for regulation and conver­
sion, minimized output filter requirements, and 
simplified control system applications. The DC 
operating characteristics are derived and the effi­
ciency of the new converter is shown to compare 
favorably with the conventional boost regulator. 
An AC model is derived and a comparison is made be­
tween analytical and experimental results. 
BACKGROUND 
The development of the Venable Regulating High 
Voltage Converter [1] evolved from an IR&D activity 
authorized in September 1972 at the Hughes Electron 
Dynamics Division and described at that time as the 
"Ku-band Multimode TWTA" development program. A 
prime objective of that program was to achieve ef­
ficiency improvements over the conventional boost 
regulator and dc to dc converter approach for high 
voltage TWT power processing systems. A novel cir­
cuit evolved out of this development program which 
integrated the regulating and conversion circuits 
into a single functional block. This circuit en­
abled the designer to achieve significantly higher 
efficiencies for high voltage power processors [2]. 
DESCRIPTION OF OPERATION 
DC operation of the Venable Converter may be ex­
plained with reference to Figure 1. The circuit 
consists of transformer Τ which couples a secondary 
load RQ to an input voltage source, V^, by means of 
four symmetrically placed switches, through Q^. 
Current is supplied to Τ through the switches, and 
the energy storage inductor, L. Capacitor C^ pro­
vides a local path for large transient currents, 
and V^ supplies dc power. Two switches conduct on 
alternate half cycles, first followed by and 
then on the next half cycle, followed by Q^. 
Not more than one switch conducts at any time. The 
switch conduction sequence is illustrated in Fig­
ure 2. Operation of the circuit can be readily 
understood by investigation of two special cases. 
First assume that only the outer switches and 
conduct. In this case we have the typical conver-
Figure 1 Schematic diagram - the Venable Converter. 
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Figure 2 Switch conduction versus time. 
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ter operation with a steady dc current I~ and the 
voltage at the load, V_ is approximated D" Q by (N Q/N^) 
The other extreme case assumes that only the inner 
switches and conduct. In this event the out­
put voltage is given by (NQ/N^) n^V^. 
It is thus seen that the load voltage can be varied 
a factor of η^ .:1 depending upon whether the outer 
or inner switches provide the switching action. 
Allowing the inner switch to conduct for a part of 
the cycle, At, and then the outer switch to con­
duct for the remainder of the half cycle, it is 
realized that the load voltage must achieve a value 
N
 TT TT Ν 
ο V, < V < η ο 
-٠Γ1 ° y-٧7 
(1) 
current in the outer switches I3 is equal to zero 
whenever an inner switch is turned on by looking at 
the voltage across the diode CR. 
For the original Venable Converter in which nx-ny=n; 
the voltage across the diode while both inner and 
outer switches are turned on is 
'4 - v 3 - ( l - » > v i (2) 
Hence, for all values of n>l, which defines the Ven­
able Converter, the diode is back biased as long as 
the inner switch is conducting. For this period of 
time lasting DT during each half cycle the inductor 
current IlΔl2« When Qi turns off the energy stored 
in the inductor forces the voltage V4 to rise until 
the diode CR conducts, clamping the inductor to V3. 
For the remainder of the half cycle lasting (1-D)Τ 
the inductor current 11=13. Simplified models for 
both of these states are shown in Figure 3. 
The output voltage, V 0, can indeed be made to vary 
between these limits by varying the conduction duty 
ratio D. The circuit may be thought of as an in­
verter with a continuously variable primary to sec­
ondary turns ratio. 
At the instant of switching, e.g., Qi conducting to 
Q2 conducting, ampere-turns of L are conserved. 
That is, NI3 = Ν/η
χ
 12· The special case where 
η
χ
 - ny is of particular interest for a practical 
circuit and exhibits many desirable features. 
Desirable Features of the Venable Converter 
For the case where η
χ
 ~ η : 
a. The pulsewidth modulated converter produces 
a square wave output with continuous load 
current thus minimizing load filtering 
problems. 
b. The duty ratio transmission function V Q/d is 
linear and has both a corner frequency, f , 
and peaking, Q, independent of the dc duty 
ratio D. 
c. The duty ratio transmission function has no 
left or right half-plane zero. 
In the general case: 
a. High efficiency is achieved by transferring 
the bulk of the power through the diode-free 
path of switches and Q^. 
b. A single circuit may be used for both load 
voltage regulation and dc-to-dc conversion. 
c. Switches are current-fed thus minimizing 
switching current transients and reducing 
power switch stress. 
Derivations of Operating Equations 
The switch conduction sequence of Figure 2 is not 
achieved by applying base drive to the transistors 
in the sequence shown. Due to the switching action 
of diode CR, base drive can be supplied to an outer 
switch before basedrive is removed from the corres­
ponding inner switch. It can be shown that the 
ο < t < DT 
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Figure 3 Simplified models for the two states of 
the Venable Converter. 
If the forward voltage of the diode and the satura­
tion voltage of the switches is ignored, for state 1, 
0 < t < DT, the following differential equation may 
be written: 
V^L' ^ 2 + i 9r' + V 9 
dt L L 
where L f s L/n 
(3) 
C4) 
and r' is the lumped resistive losses for the inner 
switch current loop. Equation (3) has a solution of: 
-t/τ-
(5) i2(t) 
where τ 1 - L1 
r» 
*Rectifier-diode voltage drops and switch satura­
tion drops are neglected. 
and I 0 is an arbitrary choice of initial current. 
For state 2, DT < t < T, the following differential 
equation may be written: 
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V.-L ^ 3 + i r + V 
dt 
(6) 
where r is the lumped resistive losses for the 
outside switch loop. Equation 6 has a solution of: 
3 
where τ 
3(o+) e-tVx 
(7) 
_L and tf - t - DT 
r 
The initial condition i3(0 ) is related to i^CDT) 
by the conservation of energy requirement for induc­
tor L. 
(i 2(DT)) 2, J L ( V ° + > ) (8) 
Substituting equations (4) and (5) into equation (8) 
and solving for i 3(0 ): τ β Τ 
Hence 
(10) 
,
 ± 3 ( 0 ^ ν Γ ν 3 ^ ( ι - ' ^ + 
Because of the symmetry of the converter the solu­
tions for i2(t) and ±AT) also apply for switches 
Q 3 and Q 4. Z 
Even though equations (5) and (10) are open ended 
because of the arbitrary choice of initial current 
I they reveal a great deal about the nature of the 
energy storage inductor current 1^. In the practi­
cal Venable Converter L is chosen to be sufficiently 
large so that continuous current, 1^ > 0, is main­
tained. In addition r is kept small for reasons of 
efficiency. As a result both time constants τ and 
τ" are very large compared to the half cycle switch­
ing period T. Equation (5) which applies between 
the time interval of 0 and DT indicates that the in­
ductor current starts at I and ramps at a slope 
proportional to the difference between the input 
voltage and the inner tap transformer voltage. 
The inner tap voltage is designed to be less than 
the minimum line voltage which results in a positive 
slope for i2(t). When the coefficients of the expo­
nential terms in equation (5) are equal the slope of 
the current is zero and this defines the minimum 
permissable line voltage. Equation (10) applies be­
tween the interval of DT and Τ and indicates that 
the inductor current drops to a level 1/n of the 
level prior to turning off and then ramps at a 
slope proportional to the difference between the in­
put voltage and the outer tap transformer voltage. 
The value of η is chosen such that the outer-tap 
transformer voltage V 3 is greater than the maximum 
line voltage. This results in a negative slope for 
i 3(t). Again, when the coefficients of the expon­
ential terms are equal the slope of the current is 
zero and this defines the maximum permissable line 
voltage. Figure 4 depicts this energy storage 
inductor current waveform for η s 2.5 at some nom-
«1 r-
DT Τ 
Figure 4 Energy storage inductor current. 
inal line voltage which is greater than but 
less than V ^ 
It is informative at this time to also look at the 
output load current 1^. At the instant before 
turns off: 
I, (DT~) - J^l I 2 (DT) (11) 
nN 
ο 
also at the instant after turns off; 
I (DT+) = _h I (0) 
Ν 
ο 
(12) 
Substituting equation (5) into equation (11) and 
equation (10) into (12) it can be shown: 
I 4 (DT+) I A (DT ) (13) 
The same exercise can be performed for the switch­
ing interval between and Qj to show that: 
(14) I 4 (°+> I 4 (o ) 
Thus the output current as seen by the load is con­
tinuous as shown in Figure 5a. This might appear 
to be trivial in the light of the inductive feed 
nature of the converter. However, the output cur­
rent is continuous only for the original Venable 
Converter where η s η . For the generalized con­
verter where η 4 η it^can be shown that: 
x y 
and 
I. (DT ) η = I, (DT ) η 
4 χ 4 y 
I. (0 ) η - I, (0 ) η 
4 y 4 χ 
(15) 
(16) 
Thus there is a step in the load current which is 
proportional to the ratio of n x to n v. Figure 5b 
and 5 c show the output current for η
χ
 > iiy and 
η
χ
 < n y with all other parameters including n y 
constant. 
Continuous output current was one of the principal 
motivations for the development of the Venable Con­
verter. The primary application of this converter 
was to generate the high voltage necessary to power 
a traveling wave tube. These tubes require very 
small ripple, typically less than 0.01 percent, and 
it is desirable to accomplish this with a minimum 
of high voltage energy storage. The Venable Con­
verter implemented with equal turns ratio (n x = ny) 
has a continuous output current that can be filtered 
without inductors and with a minimum of capacitance. 
94-PESC 76 RECORD 
(a) n x 
"y N 0 
W N 0 A 1 + ^ y _ ; 
U Ľ ( 1 + 2_üJ 
n
x 
Figure 5 Output Current 
In addition there is a definite advantage for this 
configuration in terms of the ac control function 
as is explained in a later section. 
The dc control function of the converter may be 
derived by applying Faraday's Law to the voltages 
across the energy storage inductor during a half 
cycle T. During the time period DT the voltage 
across L is given by equation (3) which when sub­
stituted into Faraday's Law yeilds: 
=
 ΝΔφ 
χ DT 
y 
The voltage across L during the period (1 - D)T. 
neglecting the diode drop, is - which yields: 
ΝΔφ 
(17) 
V - V V3 Vl (1-D) Τ (18) 
Since on the average the voltage time product (Flux 
Change) seen by L must be zero, we may write: 
x D « (V3 - ν χ) (1-D) 
Solving for V 3 / V 1 we find: 
D (n -1) + 1 
χ 
(19) 
(20) 
Equation (20) is the dc control function for the 
generalized Venable Converter and is shown in Fig­
ure 6 for different ratios of n x/n y. It can be 
seen that for the original Venable Converter where 
η =n =n equation (20) reduces to: 
x y 
D (n-l) + 1 (21) 
which is a straight line equation with a slope of 
(η
χ
-1) and a zero intercept of 1. 
Figure 6 DC control function with different ratios 
. n x 
of — 
This well controlled linear relationship between dc 
gain and duty cycle is shown in Figure 7 for various 
values of n. The autotransformer nature of the Ven­
able Converter is evident. With the exception of 
noise sensitivity (PWM jitter) linearity of the dc 
control function is of little consequence. However, 
it is highly desirable if some form of feed forward 
correction or voltage programming is required. 
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Figure 7 DC control function for the original 
Venable Converter. 
AC Model 
A continuous, low frequency small signal model may 
be derived for the original Venable Converter in 
which the inductor tap ratio and the transformer tap 
ratio are identical. The model for the general con­
verter where the tap ratios are not the same is 
treated in the appendix. The method used to develop 
the model was that of Middlebrook and Wester [3,4] in 
which the several different lumped linear models that 
apply in successive phases of the switching cycle 
are replaced by a single lumped linear model whose 
element values are appropriate averages over a com­
plete cycle of their successive values within the 
cycle. The resulting "averaged" model permits both 
the input-to-output ("line") and duty ratio-to-out­
put ("control") transfer functions to be easily ob­
tained for both DC (steady state) and superimposed 
ac (describing function) inputs. The nature of the 
model derivation inherently restricts the validity 
to frequencies below about half the switching fre­
quency, and model linearity is ensured by independent 
restriction of the superimposed ac signal to small 
amplitudes. The result is therefore a small-signal, 
low frequency, averaged model. 
Development of the AC Model 
The ac model is developed from the schematic of 
Figure 1. The model is manipulated into the config­
uration of Figure 8 by assuming an ideal transformer 
which is good at DC and exploiting the mirror symme­
try of the switch positions. The schematic of Fig­
ure 1 has been expanded in the model to include the 
equivalent series resistance, of the filter cap­
acitor and a line inductor, Ls in order that the 
Ν 
Figure 8 Basic circuit with "dc transformer". 
important interaction between the Venable Converter 
and a typical line filter may be examined. 
The model of Figure 8 is in a form where the switch­
ing action may be evaluated with a minimum of com­
plication. The switches 1 and 3 are driven by the 
duty ratio D+d and switches 2 and 4 are driven by 
the complementary duty ratio D'-d. The model of 
Figure 8 also shows a number of parasitic resistors 
which are present in real converters. It is readily 
seen that any ohmic loss in a real converter may be 
lumped in with one of these parasitic resistors. As 
an example, Ry actually comprises the resistance of 
the right hand side of inductor L plus saturation 
loss in switches 1 and 2 plus the diode saturation 
loss, plus the resistance of the outer portion of 
the transformer winding. Each of these resistors 
will be found in the final model so that the effect 
of each will be apparent. 
The completed model of the Venable Converter is pre­
sented in Figure 9. The model includes the effects 
of the averaging filter (L and C), input filter, and 
all loss elements. From this model the control 
transfer function and the line transfer function may 
be derived. In addition the model includes the 
effects of storage time modulation of the switching 
transistors. The model is good for any average duty 
ratio D. This model is however, good only for the 
original case where n x=n v (the general case is con­
sidered in the appendix). 
INPUT FILTER 
μ = 1/Dn x + D' where D' = 1-D 
R! = D n x 2 R x + D'Ry + D D ' ( n x - 1 ) 2 R s 
where R x = R u + R w + R p 
R y = Ru + R v + R p 
β! = (n x -1)V s d + l ( D - D ' ) < n x - 1 ) 2 R s - { n x 2 R x - R y ) ] l e d a (ηχ-1)ν$ά 
_ ( n x - D V s d a (n x -1)V s d 
1
 (R^Rd+RlM μΗ 
Figure 9 Complete model for Venable Converter. 
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The model clearly shows that for the original case 
the averaging filter is not dependent on average 
duty ratio and the only zero present in the control 
transfer function is the real left half plane zero 
due to the ESR of the capacitor R c and the resistor 
Rd. The averaging filter is damped by Rl, R^ and 
% in addition to damping terms due to R. The 
term R^ represents the damping contribution of the 
transistor storage time modulation with changing 
duty ratio [5], and RM is only present in the AC model 
in recognition of which RM is enclosed in an oval. 
Rl and R^ however, are ohmic losses which must be 
considered in the evaluation of the model at DC. 
Notice that the ohmic resistance was separated into 
two parts, viz., Rl and R^ and the R<i component was 
not lumped into the effective damping resistor R^ 
This is necessary in the model for many practical 
applications where the feedback for the control 
amplifier is derived from the transformer primary 
(point A in the model) . In that case R<1 forms an 
important zero in the feedback factor. 
Any desired input filter may also be included in the 
model as shown in the box of Figure 9. A typical 
input filter will have a capacitor output in order 
to provide a stiff source for the switching currents 
which were shown in the first section. 
In consideration of the effect of the input filter 
the exact behavior of the two generator model of 
Figure 9 may not be apparent. The model is ideal for 
computer analysis but a good deal of physical insight 
may be lost because of the interacting voltage and 
current source. A single generator model was there­
fore developed which shows more clearly how one can 
get into trouble if the effects of the input filter 
are not carefully considered. The single generator 
model is shown in Figure 10. Notice that only the 
control describing function is included. This model 
was derived from Figure 9 by forcing the line input, 
V s, to zero and using Thevenin and Norton transfor­
mations to obtain a single generator V . Note that 
the source impedance appears in the expression for 
Vg. This is a result of the phase of the current 
source in Figure 9 and accurately depicts the appar­
ent negative input impedance of the switching regu­
lator. The term l-Zs/y2R which multiplies the control 
function must be investigated thoroughly lest an un­
seemly notch appear in the transfer function. 
The single generator model also has L and C inde­
pendent of duty ratio as in the two generator model 
but now one may make reasonable approximations to 
the control function with only a hand calculator or 
reactance graph paper. 
Figure 10 Simplified ac model of control function. 
To verify these results, experimental data were ob­
tained for the control describing function. Tap 
ratios η
χ
β
η =4 were selected and the converter was 
operated at 27 KHz. The values used were Z s s0, 
L-3.5 mH, C=*10yF and R=300fi. Magnitude and phase 
measurements were obtained by techniques described 
in [7] and [8]. The predicted filter corner fre­
quency is constant at ί-1/2π LC=850 Hz. The 
measured and predicted result is shown in Figure 11 
0.S 1kHz 5 10 
Figure 11 Predicted and measured frequency response 
for three values of D. 
for three duty ratios, D=0.57, 0.43 and 0.28, in 
which an arbitrary scale factor is used to separate 
the three sets of results. It is seen that the 
experimental data points confirm that the corner 
frequency is constant, independent of D, and that 
there is no zero within the frequency range of inte­
rest. The slight differences in Q factor result 
from dependence of the effective damping resistance 
R e+R M upon D and are second order effects. 
To verify the input filter effect, an input filter 
and duty ratio were chosen so that at some frequency 
Zg/y2R=l 
where one would expect a notch in the control func­
tion. The input filter chosen was an L section with 
Ls=0.8 mH, Cg*10yF and Rss3fi as shown in Figure 9. 
For the values chosen there should be a null in the 
duty ratio transmission function at f-1.8 KHz and 
D=0.78. The computer predicted results of both 
magnitude and phase are shown in Figure 12. The 
experimental result shows a null at f-1.8 kHz for 
D-0.73 and that is shown also in Figure 12. These 
results are in extremely good agreement. 
General Aspects of Efficiency 
The majority of DC to DC converter losses can be 
grouped into two categories. The first are resis­
tive losses which are primarily a function of the 
processed power level. The second are power invar­
iant fixed losses that are primarily a function of 
the converter type. These fixed losses are ideal 
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Figure 12 Predicted and measured frequency response 
showing effect of input filter at null 
condition. 
for comparing one converter type to another while 
giving some insight into their inherent efficiencies. 
The Venable Converter has primarily been used for 
high voltage applications where efficiency, reg­
ulation and ripple are of prime concern. An alter­
native to the Venable Converter for this application 
is a boost regulator followed by a simple DC to DC 
converter. This configuration can achieve low 
ripple without the necessity of an energy storage 
inductor on the high voltage output. It can also 
be implemented for closed loop regulation rather 
simply with relatively high efficiency. Figure 13 
depicts this converter. 
Figure 13 Boost regulator dc-to-dc converter. 
To compare the fixed losses of the Venable Converter 
to the boost regulator/converter the energy storage 
inductor current for both converters is simplified 
to that shown in Figure 14a and 14b. Assume that 
both the boost and Venable Converters are designed 
to operate at the same voltage, frequency and power 
levels using identical components. To set bound­
aries on the comparison assume: 1>(V 3/V^)>2 
so that η =n =2. 
x y 
(a) BOOST REGULATOR 
D T « t Τ 
(b) V E N A B L E CONVERTER 
Figure 14 Simplified energy storage inductor 
current. 
For the Venable Converter the average energy stor­
age inductor current is; 
ô _
 Zc + h /n + - i = 2 - \ = -Z iS_ (22) 
avg 2 
The fixed loss in the two outside transistors, Q 
QA consists of saturation loss and base drive loss. 
Tne saturation loss is given by: 
pn + pn y Xc/n + Xd/n (1-D) 
2 x4 sat 2 
(23) 
Substituting equation 22 and the DC gain function of 
equation 21 into equation 23 yields the fraction of 
input power lost to transistor saturation. 
PQ-2 + p Q 4 sat (1-D) (24) 
If we assume that the transistors are driven in 
proportion to their collector current at a fixed 
forced beta, the base drive loss is given by: 
? Q 2 + ?Q4 = h Vsat + VBE (1- D) (25) 
in 
where 3 f = Ic/I ί 
In a similar manner the losses in the inside tran­
sistors can be shown to be: 
P Q 1 + P Q 3 . efvsat+vBE ( D N ) (26) 
in ?f V 3 
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The loss in the power diode is related to the diode 
forward drop V^ ,: 
CR (1-D) (27) 
in 
Equations 25, 26 and 27 represent the power invari­
ant fixed losses expressed as a fraction of input 
power, for the Venable Converter. The boost regu­
lator/converter in comparison has an average stor­
age inductor current of: 
avg 
'in (28) 
With equation 34 substituted into equation 30 the 
comparison is complete. Table 1 lists these fixed 
loss elements for both converters. 
It can be seen that the V^ , and v g a t loss of the 
power diode and outside transistors is less for the 
Venable Converter for D> 0. On the other hand, the 
PWM transistor losses are η (2) times greater on the 
Venable Converter. A numerical example will best 
illustrate the relationship of these losses. 
Assume: 
r r S a t 
BE 
.2V 
IV 
IV 
40V 
and the DC gain function, neglecting the diode 
drop, is: 
¥3 = 
1 - D„ 
(29) 
where : 
DB =1 Applying equation 28 and 29 to the V s a t and Vp 
losses in a boost regulator, the following fixed 
losses can be calculated. 
Boost transistor 
PQ 
1 
Static Inverter Transistor 
PQ 2 + PQ 3 = , 6 f v s a t + v B E 
( g f V s a t + V B E \ / DB \ (30) 
*in 
Boost diode 
3F V 3 
Ρ ν CR « _F 
Ρ V 
rin v3 
(31) 
(32) 
These fixed loss equations can be compared for the 
two converter types by knowing the relationship be­
tween D and D D. 
x> 
Setting equation 29 equal to equation 21 and solv­
ing for D yields : 
D = 
°B 
(n-l) (1-DB) 
(33) 
Which under the boundaries set for this comparison, 
n-2, reduces to: 
D = UB 
(1-DB) (34) 
TABLE 1 
VENABLE/BOOST POWER INVARIANT FIXED LOSS 
ELEMENT COMPARISON 
LOSS ELEMENT 
V p Power 
Diode 
Transistor(s) 
V Outside 
sat 
Transistors 
LOSS IN PERCENT 
Bf Vsat * VBE (D) χ 100 
8f V 3 
Pf sat BE 
8- V. 
rp (1-D) χ 100 
pf sat BE (DN) χ 100 
β. V 
f sat BE 
Figure 15 graphs the loss elements as a function of 
duty cycle. 
TOTAL BOOST 
BOOST C O N V E R T E R 
V E N A B L E C O N V E R T E R 
Figure 15 Venable/Boost power invariant fixed loss 
elements as a function of duty cycle. 
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The Venable Converter shows an obvious advantage 
over the regulating boost converter. This is primar­
ily because the boost regulator processes all of its 
power via the power diode whereas the Venable Con­
verter has direct conversion via the PWM switches. 
In terms of efficiency for high power converters, 
only the direct conversion PWM inverter is superior. 
However, this type of converter is not suitable for 
high voltage power processing because the energy 
storage inductor which is required at each output 
must operate at a very high voltage. In addition, 
the current from this type of converter has a larger 
ac component so more extensive filtering is required 
for the same input current ripple as an equivalent 
Venable Converter. 
The Venable Converter demonstrates bulk efficiencies 
from DC input power to high voltage output power of 
greater than 91 percent. This has been achieved 
under varying conditions of line, load and temper­
ature. 
Figure 16 shows typical bulk efficiencies at the 
35 and 100 watt level. Complete power processing 
systems for traveling wave tube amplifiers have 
typical efficiencies of greater than 85 percent. 
96i 1 j 1 1 1 1 1 1 1 I 
35 W A T T INPUT 
94 - 2600 V O L T O U T P U T 
100 W A T T INPUT 
4000 V O L T O U T P U T 
"x 1 
Τ , ι • ι ι ι ι I ι I 
0.1 0.5 1.0 
D U T Y C Y C L E D 
Figure 16 Efficiencies of Venable Converter at 
35 watts and 100 watts. 
SUMMARY 
A new circuit configuration, the Venable Converter, 
has been presented which offers certain advantages 
over the conventional boost-regulator/converter 
approach to power processing. Their advantages are 
especially meritorious when high-voltage outputs are 
desired due to the continuous current characteristic 
of the load current. 
The operating equations have been derived to provide 
analytical expressions for switching current, maxi­
mum and minimum line voltage, and the DC gain func­
tion. 
A continuous, low frequency, small signal model is 
presented in two forms: a dual generator model 
suitable for computer analysis and a single generator 
model more amenable to hand calculator or reactance 
chart analysis. It is shown that the original 
(nx=iiy) Venable Converter has significant advantages 
of control system applications due to the linear 
characteristic of the control transfer function, the 
lack of right or left half-plane zeros and the fact 
that the corner frequency and damping are independent 
of duty cycle. 
Experimental data are presented and excellent corre­
lations are obtained from the computer model. The 
potential problem of loop instability due to nulls 
in the control transfer-function arising out of the 
input filter impedance is pointed out. 
Finally, a detailed fixed loss comaprison between 
the original Venable converter configuration and 
the conventional boost/regulator conversion is made. 
The results of this comparison show that higher 
efficiencies are possible with the Venable Converter 
due to reduced power-diode losses at high conduction 
duty cycles. Regulated conversion efficiencies of 
91 percent have been achieved under varying con­
ditions of line, load and temperature. 
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APPENDIX 
AVERAGED MODEL OF THE VENABLE CONVERTER 
Although the Venable Converter is invariably used 
in its "original" form in which the inductor and 
transformer tap ratios n x and n v are equal, the 
model has been obtained for the "generalized" form 
in which and ny may be different. This permits 
results to be obtained for various special cases, 
and in particular illuminates the advantages of 
the original Venable Converter with η = η . 
x y 
The derivation of the model of the generalized 
Venable Converter is too long to be given here, so 
instead the results will be presented and atten­
tion given to their interpretation and signifi­
cance. The model is shown in Figure A.l, and 
includes not only the Venable Converter of Figure 
1 itself, but also the modulator whose function is 
to convert the (analog) control voltage V c + v c 
from some error amplifier into a corresponding 
duty ratio D + d. The notation is that lower­
case letters represent small-signal ac variations 
superimposed upon the large-signal dc value re­
presented by upper-case letters. The essential 
function of the modulator can be represented 
simply by 
U N R E G U L A T E D 
I N P U T V O L T A G E 
O U T P U T V O L T A G E 
V+v 
D = V /V vc' vm (A.l) 
where D is the fractional on-time of the inner 
switch and in which, by definition, V is the 
range of control voltage required to sweep the 
duty ratio D over its full range from 0 to 1. 
(If the actual relation is not linear, it can be 
linearized in the same form and then V becomes a 
function of operating point.) A small variation 
ν superimposed upon V therefore produces a cor­
responding variation d = ν /V in D, which can be 
generalized to account for a nonuniform frequency 
response as 
fm< S> (A.2) 
in which f (0) - 1. Thus, the control-voltage-to-
duty-ratio transfer characteristic of the modula-
toriican be represented in general by the two para­
meters V and f (s)., regardless of the detailed 
mechanism by whïch the modulation is achieved. In 
"half-cycle response" types of modulator, such as 
those employed in the practical systems described 
in this paper, the frequency response can be taken 
to be uniform, so f (s) =1, over the frequency 
range of interest (up to half the switching 
frequency). 
D U T Y R A T I O Ο ­
Ι 1 C O N T R O L V O L T A G E 
I — I M O O U L A T O R I ο v c +v c 
Figure Al Low-frequency, small-signal model of a 
pulse-width-modulated switching conver­
ter in the continuous conduction mode. 
The model of Figure A.l represents not only the 
generalized Venable Converter, but also, with 
appropriate expressions for the parameters, any 
dc-to-dc converter including the conventional buck, 
boost, and buck-boost types and their numerous 
extensions [6]; it is subject only to the con­
straint that the converter operates in the contin­
uous conduction mode. 
The transformer is to be taken to be "ideal" and 
has a ratio y:l for all frequencies down to dc; 
it represents the basic dc-to-dc voltage and cur­
rent conversion factor. The two generators express 
the influence of the ac control voltage ν as an 
input signal to the modulator/converter. The 
capacitance C and load resistance R are the equiv­
alent values of the actual C and R of Figure 1 
reflected to the transformer primary, and the 
voltage V is the similarly reflected value of the 
actual output voltage V^. 
The inductance L is an "effective" inductance re­
lated to the actual inductance L of Figure 1, but 
a function also of the dc duty ratio D. The ele­
ments L and C together constitute an effective 
"averaging" filter that represents the properties 
of the actual L and C in recovering the average, 
or dc, value of the switched waveform and filtering 
the switching frequency and its harmonics. The 
resistance R is and "effective" resistance that 
accounts for various series ohmic resistances in 
the actual circuit (including components due to 
the esr of both the capacitance C and any input-
filter capacitance), and also a "modulation" re­
sistance R^ that arises from a modulation of the 
switching transistor storage time [5]; Re is a 
complicated function of these component resistances 
and also of the duty ratio, but since it is merely 
a parasitic resistance whose principal observed 
effect is upon the Q-factor of the L C filter, de­
tailed expressions for R will not be given. The 
modulation resistance R^ is often the dominant 
component of R , and is enclosed in an oval in 
Figure A.l to Indicate that it is an element in 
the small-signal model only, and not in the large-
signal dc model; it does not contribute to power 
loss and is in that sense "nonohmic," but explains 
the commonly observed higher degree of filter 
damping than would otherwise be expected. 
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The principal parameters in the general model of 
Figure A.l, that are functions of duty ratio D and 
which distinguish one converter configuration from 
another, are μ, λ, f(s), and L . For the general­
ized Venable Converter, expressions for these para­
meters are: 
μ - (Dn /n + Df)/(Dn + D f ) 
x'y χ (A. 3) 
λ = η
χ
(1 - l/ny)/(Dnx + ż')(żá÷/ôé + D 1) (A.4) 
f(s) = 1 - (sLe/R)(l - n x/n y)(Dn x + D T) ( A 5 ) 
η
χ
 (1 - l/ny) 
L = L/(Dn /n + D f ) 2 
e x y 
where 
D 1 Ξ 1 - D 
is the "complementary" duty ratio. 
(A. 6) 
(A. 7) 
With these results, the model of Figure A.l can be 
used to determine the several transfer functions of 
interest. 
The large-signal dc result for the output voltage 
V as a function of the input voltage V and con­
trol voltage V (with neglect of the com­
ponent of R ), is simply 
V 1 + (n -1)D 
V = — a V = 
μ s 1 + (njn„ -1)ί> 
1 + (η - 1)V /V 
t; χ c m 
s 1 + (η In -1)V /V 
x y c m 
(A. 8) 
The transfer function from v s to v, the line des­
cribing function, is obtained as v/vs with v c - 0, 
so that both generators are zero. The result is 
1/μ times the two-pole transfer function of the 
effective averaging filter. However, in general 
both the corner frequency and the Q-factor of the 
averaging filter are functions of dc operating 
point because the effective inductance L is a 
function of D, by (A.6). 
The transfer function from v c to v, the control 
describing function, is obtained as v/vc with v s = 
0. The result is the product of the voltage 
generator and the two-pole transfer function of the 
averaging filter (in the absence of a line source 
impedance, the current generator is immaterial). 
The control describing function therefore contains 
not only the operating-point-dependent two-pole 
transfer function of the averaging filter, but 
also the frequency dependent f(s). By (A.6), this 
frequency dependence is expressed by the presence 
of a real zero in the complex plane. Although 
(A.6) is not exact (effects due to the parasitic 
resistance R are neglected) it shows not only that 
the value of the zero changes with operating point, 
but also the salient feature that the zero is in 
the left half-plane if n x > n y and in the right 
half-plane if n x < n y. The presence of a right 
half-plane zero in the control describing function 
of course exacerbates the problem of stability in 
a closed-loop regulator system. 
Experimental results for the control describing 
function v/v were obtained for a generalized 
Venable Converter circuit operated at a switching 
frequency of 27 kHz, and having the values L -
3.5 mH, C - ΙΟμΡ, and R - 300Ω. A half-cycle 
response type of magamp modulator was used for 
which f (s) = 1 throughout the frequency range of 
interest. Magnitude and phase measurements were 
obtained by techniques described in [7] and [8], 
First, tap ratios n x = 2 and n y = 4 were selected, 
and a duty ratio D β 0.57 was established. Hence, 
Dn x/n y + D 1 = 0.73, and from (A.6) L = 3.5/0.732 = 
6.6 mH. The corner frequency fe of the averaging 
filter is then given by f e s 1/2π L eC • 620 Hz. 
From (A.5), the zero f & in the function f(s) is 
given by 
f = -
2TTL (1 
η (1 - 1/n ) 
x y 
η /n )(Dn + D f) 
x y χ 
(Α.9) 
and insertion of the above numbers leads to f s 
-14 kHz. Predicted magnitude and phase asymptotes 
for the corresponding control describing function 
are shown in Figure A.2, and it is seen that the 
experimentally determined data points agree very 
well with the predictions. It is to be particu­
larly noted that the phase lag exceeds 180° because 
of the right half-plane zero f o. 
Ik 
Fig. A.2 Predicted asymptotes and experimental 
data points for magnitude and phase of 
the control describing function v/v c for 
a generalized Venable Converter with 
η < η . 
x y 
A second set of tap ratios ôé^ - 6, ny « 4 was 
selected, and a duty ratio D = 0.70 was established. 
Hence, Dn x/n y + D 1 - 1.35, and from (A.6) L e β 1.9mH 
leading to an effective filter corner frequency 
From (A.8), the zero is f a - +50kHz 
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so that, as expected, the zero is in the left half-
plane because η > η . Predicted magnitude and 
phase asymptotes for^the corresponding control 
describing function are shown in Figure A.3. 
Although the zero f a at 50 kHz is above the switch­
ing frequency of 27 kHz, and hence cannot be veri­
fied experimentally, it is seen that the experi­
mental data points show no trace of a zero within 
the range of measurement, and also that the filter 
corner frequency at 1.15 kHz is well substantiated. 
1 1
 ' 1 1 
n x 
I I I I I j I ' ' 
- â 
-
j \ Ë 
I ν 
1 \ 
D • 0.70 
58V 
t e=1.15kHz 
LHP Z E R O : t a -+50kHz 
• M A G N I T U D E M E A S U R E D 
\ SWITCHING F R E Q U E N C Y 
\ 27kHz 
X I " 
-
I 
M A G N I T U D E \ t 
COMPUTER P R E D I C T E D \ 
Fig. A.3 Predicted asymptotes and experimental 
data points for magnitude of the control 
describing function v/v for a generalized 
Venable Converter with η > η . 
x y 
The model of Figure A.1 also represents certain 
reduced forms of the generalized Venable Converter 
if certain values are chosen for the inductor and 
transformer tap ratios. In particular, if ny = », 
equations (A.3) through (A.6) reduce to those for 
the tapped-inductor boost converter [5] ; if, in 
addition, n x = 1, (A.3) through (A.6) further 
reduce to those for the conventional simple boost 
converter. In both of these reduced cases, the 
effective inductance L remains a function of D, 
and the zero in f(s) is in the right half-plane 
and also has a value dependent upon D. 
The special case of the original Venable Converter 
with n x = n y has significant advantages over the 
generalized form. With n x = n y, DN x/n y + D 1 = 1 
for all D, and (A.3) through (A.6) reduce to 
μ = 1/(٦η
χ
 + D') = 1/ [(η
χ
-1)٦ + l] (A. 10) 
λ = (nx-l)/(Dnx + D') (A.11) 
f(s) = 1 (A.12) 
L = L (A. 13) 
e 
It is seen that L is now constant, independent of 
D, and so the averaging filter corner frequency and 
Q-factor are constant and do not depend upon opera­
ting point. Further, and even more important, the 
zero in f(s) vanishes (to infinity) so that f(s) = 
1 at all frequencies. Consequently, the frequency 
responses of both the line and the control describing 
functions do not change with operating point, which 
is a considerable advantage in the design of the 
loop gain of a regulator containing such a converter 
(although the scale factor of both describing func­
tions still changes with operating point, since 
both μ and λ remain functions of D). These advan­
tages are in addition to, and in fact are related 
to, the advantage that when = ny the current 
delivered to the capacitance C is continuous from 
one switch interval to the next, which gives sub­
stantially lower output ripple. All these advan­
tages combine to make the original Venable Conver­
ter with η = η the invariable choice for practical 
applications. ^ 
In the absence of a line source impedance, the cur­
rent generator in the model of Figure A.l is imma­
terial, but its presence is clearly necessary pro­
perly to predict the negative input impedance pre­
sented to the line by a closed-loop regulator em­
ploying such a switching converter, as can be seen 
by the following argument. When the regulator is 
driven by an ac component of line voltage v s, the 
high loop gain at low frequencies will force the 
ac voltage ν at the output to be vanishingly small 
by appropriate modulation of the duty ratio; since 
ν is the output of the L C filter, the voltage at 
the filter input, namely, the voltage across the 
current generator, is therefore also vanishingly 
small; hence the impedance seen by the driving 
source ν is simply the ratio of the voltage and 
current fenerators reflected through the trans­
former, or 
Z l » - 2 m ( S > f m ( 8 ) V c / V * = u 2Rf (s) (A.14) 
At frequencies low enough that f(s) = 1 (or at all 
frequencies for the original Venable Converter), 
the result is Z± - R± β μ2ΙΙ, simply the negative 
of the reflected load resistance. 
The result of (A.14) is valid only for frequencies 
at which the regulator loop gain is high; ulti­
mately, beyond loop-gain crossover, the input im­
pedance must revert to having a positive real part. 
In the presence of a line input filter, as is 
usual in practical systems, the complex input im­
pedance can result in severe disturbance of the 
regulator properties and, in extreme cases, insta­
bility. This subject is treated in detail else­
where [9] . 
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